

Description

Block Diagram

The 8T73S1802 is a fully integrated clock fanout buffer and frequency divider. The input signal is frequency-divided and then fanned out to one differential LVPECL and one LVCMOS output. Each of the outputs can select its individual divider value from the range of \div 1, \div 2, \div 4 and \div 8. Three control inputs EN, SEL0 and SEL1 (3-level logic) are available to select the frequency dividers and the output enable/disable state. The single-ended LVCMOS output is phase-delayed by 650ps to minimize coupling of LVCMOS switching into the differential output during its signal transition.

The 8T73S1802 is optimized to deliver very low phase noise clocks. The V_{BB} output generates a common-mode voltage reference for the differential clock input so that connecting the V_{BB} pin to an unused input (nCLK) enables to use of single-ended input signals. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements. The 8T73S1802 can be used with a 3.3V or a 2.5V power supply. The device is a member of the high-performance clock family from IDT.

Features

- · High-performance fanout buffer clock and fanout buffer
- Input clock signal is distributed to one LVPECL and one LVCMOS output
- Configurable output dividers for both LVPECL and LVCMOS outputs
- Supports clock frequencies up to 1000MHz (LVPECL) and up to 200MHz (LVCMOS)
- · Flexible differential input supports LVPECL, LVDS and CML
- V_{BB} generator output supports single-ended input signal applications
- · Optimized for low phase noise
- 650ps delay between LVCMOS and LVPECL minimizes coupling between outputs
- Supply voltage: 3.3V or 2.5V
- -40°C to 85°C ambient operating temperature
- 16 VFQFPN package (3 x 3 mm)



Pin Assignment



16-pin, 3mm x 3mm VFQFPN Package

Pin Description and Pin Characteristic Tables

Table 1. Pin Assignment

Pin Number	Name	Т	ype ¹	Description
1	V _{CC}	Power		Power supply voltage for the device core and the inputs.
2	CLK	Input		Non-inverting differential clock input. Compatible with LVPECL, LVDS and CML signals.
3	nCLK	Input		Inverting differential clock input. Compatible with LVPECL, LVDS and CML signals.
4	V _{BB}	Output		Bias voltage generator output. Use to bias the nCLK input in single-ended input applications. $V_{BB} = V_{CC} - 1.3V$.
5	GND	Power		Ground supply voltage (GND) and ground return path. Connect to board GND (0V).
6	GND	Power		Ground supply voltage (GND) and ground return path. Connect to board GND (0V).
7	QB	Output		LVCMOS clock output QB. LVCMOS/LVTTL interface levels. If this pin is disabled by connecting its power supply pin V_{CCO_QB} to GND, QB must be left open or connected to GND.
8	V _{CCO_QB}	Power		Positive supply voltage for the QB output. The QB output (if not connected) can be disabled by connecting this pin to GND.
9	V _{CCO_QA}	Power		Positive supply voltage for the QA, nQA output. The QA, nQA output (if not connected) can be disabled by connecting this pin to GND.
10	QA	Output		Differential clock output QA. LVPECL interface levels. If this pin is disabled by connecting its power supply pins V_{CCO_QA} to GND, QA and nQA must be left open or connected to GND.
11	nQA	Output		Differential clock output QA. LVPECL interface levels. If this pin is disabled by connecting its power supply pins V_{CCO_QA} to GND, QA and nQA must be left open or connected to GND.
12	V _{CCO_QA}	Power		Positive supply voltage for the QA, nQA output. The QA, nQA output (if not connected) can be disabled by connecting this pin to GND.
13	SEL0	Input	60kΩ Pullup	Configuration pins. 3-Level interface. See Table 3 for function and Table 4D for interface levels.
14	GND	Power		Ground supply voltage (GND) and ground return path. Connect to board GND (0V).
15	SEL1	Input	$60k\Omega$ Pullup	Configuration pins. 3-Level interface. See Table 3 for function and Table 4D for interface levels.
16	EN	Input	60kΩ Pullup	Configuration pin. 3-Level interface. See Table 3 for function and Table 4D for interface levels.

NOTE 1. Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
C _{PD}	Power Dissipation Capacitance			5.4		pF
R _{PULLUP}	Input Pullup Resistor		42	60	78	kΩ
Bour	LVCMOS	V _{CCO_QB} = 2.375V		38		Ω
ROUT	Output Resistance	V _{CCO_QB} = 3.465V		28		Ω

Principles Of Operation

Control Pins

The control input pins SEL0, SEL1 and EN are 3-level inputs with internal 60k Ω resistors that pull the input to the V_{CC} level when left open. Each input has three logic states: low (0), mid (V_{CC}/2) and high (1). Connect a control input to GND for achieving the low (0) state. For the high (1) state, connect the input to V_{CC} or leave the

input open. For the mid state, connect an external $60k\Omega$ resistor from the input to GND. See Table 4D for the 3-state input min and max levels.

Operation Modes

The device offers a many combinations of divider values and output enable states. See Table 3 for the supported modes.

	Input ^{2 3 4}		Output Divider		
EN	SEL1	SEL0	QA (LVPECL)	QB (LVCMOS)	
0	Х	Х	Disabled	Disabled	
		0	÷4	÷4	
	0	MID	÷1	÷1	
MID		1	÷2	÷2	
	MID	MID	÷8	÷1	
	WID	1	÷1	÷2	
	1	0	÷4	÷8	
	0	0	÷1	÷4	
1	0	1	÷2	÷4	
	1	0	÷8	÷4	
	I	1	Disable	÷4	

Table 3. Operation Modes¹

NOTE 1. In the default state (control input left open), QA is disabled and QB = $\div 4$.

NOTE 2. 0 = Low, MID = $V_{CC}/2$, 1 = High; X = either 0, MID or 1.

NOTE 3. 0 = Low, MID = $V_{CC}/2$, 1 = High; X = either 0, MID or 1.

NOTE 4. Unspecified EN, SEL1, SEL0 input logic states are reserved and should not be used.

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	3.6V
Inputs, V _I	-0.5V to V _{CC} + 0.5V
Outputs, V _O (LVCMOS)	-0.5V to V _{CCO_QB} + 0.5V
Outputs, I _O (LVPECL) Continuous Current Surge Current	10mA 15mA
Maximum Junction Temperature, T _{J_MAX}	125°C
Storage Temperature, T _{STG}	-65°C to 150°C
ESD - Human Body Model ¹	2000V
ESD - Charged Device Model	1500V

NOTE 1. According to JEDEC/JESD 22-A114/22-C101.

Electrical Characteristics

Table 4A. 3.3V Power Supply Characteristics, $V_{CC} = V_{CCO QA} = V_{CCO QB} = 3.0V$ to 3.465V, $T_A = -40^{\circ}$ C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		3.0	3.3	3.465	V
V _{CCO_QA,} V _{CCO_QB}	Output Supply Voltage		3.0	3.3	3.465	V
I _{CC}	Power Supply Current ¹	All outputs enabled and terminated with 50Ω to V _{CC} – 2V on LVPECL outputs and 10pF on LVCMOS output; f = 800MHz for LVPECL outputs and 200MHz for LVCMOS, V _{CC} = 3.3V		120		mA
		Outputs enabled, no load; f = 800MHz for LVPECL outputs and 200MHz for LVCMOS, V _{CC} = 3.465V			104	mA
I _{CCZ}	Power Supply Current ¹	Outputs Disabled, EN = 0, f _{IN} = 0Hz, V _{CC} = 3.465V			8.2	mA
I _{EE}	Power Supply Current	All outputs enabled and terminated with 50Ω to V _{CC} – 2V on LVPECL outputs and 10pF on LVCMOS output; f = 800MHz for LVPECL outputs and 200MHz for LVCMOS		92	109	mA

NOTE 1. I_{CC} includes output current.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		2.375	2.5	2.625	V
V _{CCO_QA,} V _{CCO_QB}	Output Supply Voltage		2.375	2.5	2.625	V
I _{CC}	Power Supply Current ¹	All outputs enabled and terminated with 50Ω to V _{CC} – 2V on LVPECL outputs and 10pF on LVCMOS output; f = 800MHz for LVPECL outputs and 200MHz for LVCMOS, V _{CC} = 2.5V		114		mA
		Outputs enabled, no load; f = 800MHz for LVPECL outputs and 200MHz for LVCMOS, V _{CC} = 2.625V			96	mA
I _{CCZ}	Power Supply Current ¹	Outputs Disabled, EN = 0, f _{IN} = 0Hz, V _{CC} = 2.625V			1.5	mA
I _{EE}	Power Supply Current	All outputs enabled and terminated with 50Ω to V _{CC} – 2V on LVPECL outputs and 10pF on LVCMOS output; f = 800MHz for LVPECL outputs and 200MHz for LVCMOS		85	99	mA

Table 4B. 2.5V Power Supply Characteristics, $V_{CC} = V_{CCO_QA} = V_{CCO_QB} = 2.5V \pm 5\%$, $T_A = -40$ °C to 85°C

NOTE 1. I_{CC} includes output current.

Table 4C. Differential Characteristics, $V_{CC} = V_{CCO_QA} = 3.0V$ to 3.465V or 2.5V±5%, $T_A = -40^{\circ}C$ to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK, nCLK	$V_{CC} = V_{IN} = V_{CC}MAX$			65	μA
I _{IL}	Input Low Current	CLK, nCLK	$V_{CC} = V_{CC_MAX}, V_{IN} = 0V$	-10			μA
R _{IN}	Input Impedance	CLK, nCLK			22		kΩ
V _{BB}	Reference Voltage for Input Bias		I _{BB} = -0.2mA	V _{CC} – 1.4		V _{CC} – 1.2	V
V _{OH}	Output High V	oltage ¹		V _{CCO_QA} – 1.18		V _{CCO_QA} - 0.81	V
V _{OL}	Output Low Vo	oltage ¹		V _{CCO_QA} – 1.98		V _{CCO_QA} – 1.55	V
I _{OZH}	Output Disabled Leakage Current ²		$V_{CC} = V_{CCO_QA_MAX}$ $V_O = V_{CC} = 0.8V$			40	μA
I _{OZL}	Output Disabled Leakage Current ²		$V_{CC} = V_{CCO_QA_MAX}$ $V_O = 0V$			5	μA

NOTE 1. QA, nQA Outputs terminated with 50Ω to V_{CC} – 2V.

NOTE 2. Maximum voltage applied to a disabled (high-impedance) output is 3.465V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Volta	ge ¹		0.9 x V _{CC}			V
V	Input Mid Valtag	<u>_1</u>	V _{CC} = 3.0V to 3.465V	0.35 x V _{CC}		0.65 x V _{CC}	V
VIМ		е	V _{CC} = 2.5V ±5%	0.4 x V _{CC}		0.6 x V _{CC}	V
V _{IL}	Input High Volta	ge ¹		-0.3		0.1 x V _{CC}	V
I _{IH}	Input High Curre	nt ¹	V _{IN} = V _{CC}			5	μA
1	Input Low Current ¹		V _{IN} = 0V, V _{CC} = 3.0V to 3.465V	-85		-38	μA
١L			V _{IN} = 0V, V _{CC} = 2.5V ±5%	-62		-30	μA
	1.15		V_{CC} = 3.0V to V_{CC_MAX} , I_{OH} = -100µA	$V_{CCO_QB} - 0.1$			V
V _{OH}	High- Level Voltage	QB	V _{CC} = 3.0V, I _{OH} = -6mA	2.4			V
		over verlage	V _{CC} = 3.0V, I _{OH} = -12mA	2			V
			$V_{CC} = 3.0V_{to} V_{CC_MAX, I_{OL}} = 100 \mu A$			0.1	V
V _{OL}	Low-Level Voltage	QB	V _{CC} = 3.0V, I _{OL} = 6mA			0.5	V
	· · · · · · · · · · · · · · · · · · ·		V _{CC} = 3.0V, I _{OL} = 12mA			0.8	V
I _{OH}	High-Level Current	QB	V _{CC} = 3.3V, V _O = 1.65V		-39		mA
I _{OL}	Low-Level Current	QB	V _{CC} = 3.3V, V _O = 1.65V		44		mA
I _{OZ}	Output Disabled Leakage Curren	t	$V_{CC} = V_{CC}MAX, V_O = V_{CC} \text{ or } V_O = 0V$	-5		5	μA

Table 4D. Single-Ended Characteristics, $V_{CC} = V_{CCO QB} = 3.0V$ to 3.465V or 2.5V±5%, $T_A = -40^{\circ}C$ to 85°C

NOTE 1. Single-ended input: SEL1, SEL0, EN.

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{CC} = V_{CCO QA} = V_{CCO QB} = 3.0V$ to 3.465V or 2.5V±5%, $T_A = -40^{\circ}$ C to 85°C^{1, 2}

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{IN}	Input Frequency	CLK				1000	MHz
£	Output	QA				1000	MHz
'OUT	Frequency	QB				200	MHz
V _{PP}	Peak-to-Peak Inp	out Voltage ³		0.15		1.3	V
V _{CMR}	Common Mode Input Voltage ^{4, 5}			1.0		V _{CC} – V _{PP} /2	V
V _O (pp)	Single-ended Output Voltage Swing, Peak-to-Peak	QA		0.5			V
V _{DIFF_OUT}	Differential Output Voltage Swing, Peak-to-Peak	QA		1.0			V
t	Propagation	CLK to QA	(Any Divider)	150	450	700	ps
чРD	Delay	CLK to QB	(Any Divider)	900	1100	1500	ps
t _{DIS}	Output Disable T	ime	EN to Outputs Disabled (High-Impedance)		15		ns
t _{EN}	Output Enable Ti	me	EN to Outputs Enabled		400		ns
<i>t</i> sk(o)	Output Skew ^{6, 7}	QA to QB	when QA and QB have the same Output Divider		650	1000	ps
tek(nn)	Part-to-Part	QA			50		ps
isk(pp)	Skew	QB			300		ps
<i>t</i> sk(p)	Pulse Skew	QA				100	ps
	Output	QA ⁹	f _{IN} = 800MHz	-50	0	50	ps
<i>t</i> (odc)	Duty Cycle	QB	f _{IN} = 200MHz, N = 1	-225		225	ps
	Distortion	QD	f _{IN} = 200MHz, N = 2, 4, 8	-150		150	ps
t _R / t _F	Output Rise/Fall Time, Differential	QA	20% to 80%		120	350	ps
A)//A+	Output	QB	20% to 80%, V _{CCO_QB} = 3.3V	1.4	5		V/ns
Δν/Δι	Slew Rate	QB	20% to 80%, V _{CCO_QB} = 2.5V	1.4	3		V/ns
		QA	200MHz – 1GHz, Integration Range: 12kHz - 20MHz			150	fs
6:4	Additive	QA	200MHz – 1GHz, Integration Range: 50kHz - 40MHz			250	fs
ցու	Phase Jitter	QB	250MHz, Integration Range: 12kHz - 20MHz			250	fs
		QB	250MHz, Integration Range: 50kHz - 40MHz			400	fs

NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 2. QA is terminated 50 Ω to V_T = V_{CC} - 2V, the QB load is terminated 50 Ω to V_{CC}/2.

NOTE 3. For single-ended LVCMOS input applications, refer to the Applications section *Wiring the Differential Input Levels to Accept Single-ended Levels.*

NOTE 4. V_{IL} should not be less than -0.3V. V_{IH} should not be higher than $V_{CC.}$

NOTE 5. Common mode input voltage is defined as the crosspoint.

NOTE 6. This parameter is defined in accordance with JEDEC standard 65.

NOTE 7. Defined as skew between outputs at the same supply voltage and with equal load conditions.

NOTE 8. Input CLK driven by an ideal clock input signal.

NOTE 9. Crosspoint to crosspoint distortion.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



Offset from Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

The additive phase jitter for this device was measured using a Rhode & Schwarz SMA100 input source and an Agilent E5052 Phase noise analyzer.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



Offset from Carrier Frequency (Hz)

Parameter Measurement Information



3.3 Core/3.3V LVPECL Output Load AC Test Circuit



3.3 Core/3.3V LVCMOS Output Load AC Test Circuit



Differential Input Level



2.5V Core/2.5V LVPECL Output Load AC Test Circuit



2.5V Core/2.5V LVCMOS Output Load AC Test Circuit



Single-Ended & Differential Output Voltage Swing

Parameter Measurement Information, continued





LVPECL Propagation Delay





LVPECL Pulse Skew



Output Rise/Fall Time

Output Skew

Applications Information

3.3V LVPECL Clock Input Interface

The CLK /nCLK accepts LVPECL, LVDS, CML and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figure 1A to Figure 1E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



Figure 1A. CLK/nCLK Input Driven by a CML Driver







Figure 1C. CLK/nCLK Input Driven by a 3.3V LVDS Driver



Figure 1D. CLK/nCLK Input Driven by a Built-In Pullup CML Driver



Figure 1E. CLK/nCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

2.5V LVPECL Clock Input Interface

The CLK /nCLK accepts LVPECL, LVDS, CML and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figure 2A to Figure 2E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



Figure 2A. CLK/nCLK Input Driven by a CML Driver



Figure 2B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver



Figure 2C. CLK/nCLK Input Driven by a 2.5V LVDS Driver



Figure 2D. CLK/nCLK Input Driven by a Built-In Pullup CML Driver



Figure 2E. CLK/nCLK Input Driven by a 2.5V LVPECL Driver with AC Couple

Wiring the Differential Input to Accept Single-ended LVPECL Levels

Figure 3 shows an example of the differential input that can be wired to accept single-ended LVPECL levels. The reference voltage level V_{BB} generated from the device is connected to the negative input. The C1 capacitor should be located as close as possible to the input pin.



Figure 3. Single-Ended LVPECL Signal Driving Differential Input

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

Outputs:

LVPECL Outputs

The unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVCMOS Outputs

The unused LVCMOS output can be left floating. There should be no trace attached.

VFQFPN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 10z copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.



Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figure 5A and* Figure 5B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



Figure 5A. 3.3V LVPECL Output Termination



Figure 5B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to $V_{CCO} - 2V$. For $V_{CCO} = 2.5V$, the $V_{CCO} - 2V$ is very close to ground level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure* 6C.



Figure 6A. 2.5V LVPECL Driver Termination Example



Figure 6B. 2.5V LVPECL Driver Termination Example



Figure 6C. 2.5V LVPECL Driver Termination Example

Power Considerations

This section provides information on power dissipation and junction temperature for the 8T73S1802. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8T73S1802 is the sum of the core power plus the power dissipated due to the load.

Output Load: LVPECL output load is 50Ω to (V_{CCO_QA} – 2V) LVCMOS output load is 10pF

Frequency: LVPECL is 800MHz LVCMOS is 200MHz

The following is the power dissipation for V_{CC} = 3.3V + 5% = 3.465V, which gives worst case results.

The maximum current at 85°C is as follows:

 $I_{EE_{MAX}} = 109 \text{mA}$

• Power_MAX = V_{CCX_MAX} * I_{EE_MAX} = 3.465V * 109mA = 377.685mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

- Tj = Junction Temperature
- θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.378W * 74.7°C/W = 113.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 16-Lead VFQFPN, Forced Convection

θ_{JA} vs. Air Flow							
Meters per Second	0	1	2.5				
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W				

Reliability Information

Table 7. $\,\theta_{JA}\,\text{vs.}$ Air Flow Table for a 16-Lead VFQFPN

θ_{JA} vs. Air Flow							
Meters per Second	0	1	2.5				
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W				

Transistor Count

The transistor count for 8T73S1802 is: 1,255

Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

Order Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T73S1802NLGI	18021	RoHS 6/6 16 VFQFPN	Tube	-40°C to +85°C
8T73S1802NLGI8	18021	RoHS 6/6 16 VFQFPN Quadrant 1 (EIA-481-C)	Tape & Reel, Pin 1 Orientation: EIA-481-C	-40°C to +85°C
8T73S1802NLGI/W	18021	RoHS 6/6 16 VFQFPN Quadrant 2 (EIA-481-D)	Tape & Reel, Pin 1 Orientation: EIA-481-D	-40°C to +85°C

Table 9. Pin 1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
8	Quadrant 1 (EIA-481-C)	Consect FN 10RENTATION CARRIER TAPE TOPSDE (Round Sprocess Holes)
/W	Quadrant 2 (EIA-481-D)	Correct PIN 1 OPEENTATION CARRIER TAPE TOPSIDE (Round Sprocket Holes)

Revision History

Revision Date	Description of Change
January 21, 2018	 Updated the package outline drawings; however, no technical changes. Replaced the package term VFQFN with VFQFPN.
February 7, 2017	 Page 24, Table 8 Ordering Information table- corrected first row/ Shipping Packaging column from Tray to Tube.

16-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad NL/NLG16P2, PSC-4169-02, Rev 05, Page 1





16-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad NL/NLG16P2, PSC-4169-02, Rev 05, Page 2



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
- 2. TOP DOWN VIEW-AS VIEWED ON PCB
- 3. LAND PATTERN RECOMMENDATION IS PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

Package Revision History			
Date Created	Rev No.	Description	
Oct 25, 2017	Rev 04	Remove Bookmak at Pdf Format & Update Thickness Tolerance	
Jan 18, 2018	Rev 05	Change QFN to VFQFPN	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/